|
Published Articles >> Table of Contents >> Abstract
July/September 1992 (Vol. 9, No. 3)
pp. 54-63
Three Decades of HDLs: Part II, Conlan Through Verilog
Dominique Borrione
Robert Piloty
Dwight Hill
Karl J. Lieberherr
Philip Moorby
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.156158
Send link to a friend
| Abstract |
|
For pt.1 see ibid., June 1992. Current hardware description languages (HDLs) benefit from the efforts of designers of VHDLs in the mid-1970s through the late 1980s. The developers of four HDLs discuss their motivations and their views of how their work relates to the present very-high-speed integrated circuit HDLs (VHDLs). The languages discussed are Conlan, ADLIB/SABLE, Zeus, and Verilog.
|
 References
|
[1] G.J. Lipovski, "Hardware Description Languages: Voices from the Tower of Babel,"Computer, Vol. 10, No. 6, June 1977, pp. 14-17.
[2] R. Piloty et al., "Conlan: A Formal Construction Method for Hardware Description Languages,"Proc. Nat'l Computer Conf., Vol. 49, IEEE CS Press, Los Alamitos, Calif., 1980, pp. 209-236.
[3] R. Piloty et al., "An Overview of Conlan: A Formal Construction Method for Hard-ware Description Languages,"Proc. IFIP Congress, North Holland, Amsterdam, 1980, pp. 109-204.
[4] R. Piloty and D. Borrione, "The Conlan Project: Status and Future Plans,"Proc. ACM-IEEE Design Automation Conf., CS Press, June 1982, pp. 202-212.
[5] R. Piloty et al., "Conlan Report,"Lecture Notes in Computer Science, No. 151, Springer-Verlag, New York, 1983.
[6] G.W. Preston, "Report of IDA Summer Study on Hardware Description Languages," Inst. Defense Analysis, Arlington, Va., Oct. 1981.
[7] M. Shahdad et al., "VHSIC Hardware De scription Language,"Computer, Vol. 18, No. 2, Feb. 1985, pp. 94-103.
[8] R.T. Menche and A.S. Schmitt, "Reglan Language Reference Manual (V. 1.20)," Tech. Report RO 89/6, Institut fur Datentechnik, Tech. Hochschule Darmstadt, Germany.
[9] V. Dedecke-Beuttner et al., "Reglan User Manual (V. 1.20)" Tech. Report RO 89/7, Institut fur Datentechnik, Tech. Hochschule Darmstadt.
[10] A.S. Schmitt and R.T. Menche, "Complete Derivation of the Reglan Carrier Types," Tech. Report RO 90/2, Institut fur Datentechnik, Tech. Hochschule Darmstadt.
[11] D. Hill and W. van Cleemput, "A Tool for Generating Structured, Multi-level Simulations,"Proc. 16th Design Automation Conf., IEEE CS Press, 1979, pp. 272-279.
[12] D. Coelho and D. Hill,Multi-Level Simulation for VLSI Design, Kluwer Academic Publishers, Boston, 1987.
[13] N. Wirth, "Hades: A Notation for the Description of Hardware," tech. report, Swiss Federal Institute of Technology, Zurich, Aug. 1982.
[14] K.J. Lieberherr, "Report on the Hardware Description Language Zeus," Tech. Re port 84-209, Massachusetts Institute of Technology, Cambridge, Oct. 1984.
[15] K.J. Lieberherr, "Toward a Standard Hardware Description Language,"IEEE Design&Test of Computers, Vol. 2, No. 1, Feb. 1985, pp. 55-62.
[16] K.J. Lieberherr, P. Bergstein, and I. Silva-Lepe, "From Objects to Classes: Algorithms for Object-Oriented Design,"J. Software Engineering, Vol. 6, No. 4, July 1991, pp. 205-228.
[17] S.M. German and K.J. Lieberherr, "Zeus: A Language for Expressing Algorithms in Hardware,"Computer, Vol. 18, No. 2, Feb. 1985, pp. 55-65.
[18] S.M. German and Y. Wang, "Formal Verification of Parameterized Hardware De signs,"Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers, IEEE CS Press, Los Alamitos, Calif., 1985, pp. 549- 552.
[19] A.V. Goldberg, S.S. Hirschhorn, and K.J. Lieberherr, "Approaches Towards Silicon Compilation,"IEEE Trans. Circuits and Devices, May 1985, Vol. 1, No. 3, pp. 29-39.
[20] C.A.R. Hoare, "The Emperor's Old Clothes,"Comm. ACM, Vol. 24, No. 2, 1980, pp. 75-83.
[21] D.E. Thomas and P.R. Moorby,The Verilog Hardware Description Language, Kluwer Academic Publishers, Boston, 1991.
[22] E. Sternheim, R. Singh, and Y. Trivedi,Digital Design with Verilog HDL, Automata Publishing, Cupertino, Calif., 1990.
|
 Additional Information
|
Citation:
Dominique Borrione, Robert Piloty, Dwight Hill, Karl J. Lieberherr, Philip Moorby,
"Three Decades of HDLs: Part II, Conlan Through Verilog,"
IEEE Design and Test of Computers,
vol. 09,
no. 3,
pp. 54-63,
July/September,
1992
|
|
RSS Feed