A DFT approach for path delay faults in interconnected circuits

Related Articles

• Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
  VLSI Design, International Conference on
• Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points
  1994 31st Design Automation Conference
• On minimizing the number of test points needed to achieve complete robust path delay fault testability
  Proceedings of 14th VLSI Test Symposium
• Design of delay-verifiable combinational logic by adding extra inputs
  Proceedings Sixth Asian Test Symposium (ATS'97)
• Design of scan-based path delay testable sequential circuits
  Proceedings of IEEE International Test Conference - (ITC)
• Design for Testability for Path Delay Faults in Sequential Circuits
  30th ACM/IEEE Design Automation Conference
• Resynthesis of Combinational Circuts for Path Count Reduction and for Path Delay Fault Testability
  European Design and Test Conference
• Exploring Linear Structures of Critical Path Delay Faults to Reduce Test Efforts
  Computer-Aided Design, International Conference on
• Testability of Convergent Tree Circuits
  IEEE Transactions on Computers
• Path selection for transition path delay faults
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems