Technology for faulty blocks coverage by spares

Related Articles

• Performance recovery in direct-mapped faulty caches via the use of a very small fully associative spare cache
  Computer Performance and Dependability Symposium, International
• Testing Xilinx XC4000 Configurable Logic Blocks with Carry Logic Modules
  Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
• A power-performance scalable FPGA using configurable voltage domains and a design mapping tool
  Proceedings. 2005 International Conference on Field Programmable Logic and Applications
• A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks
  13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems
• Algebra-logical repair method for FPGA logic blocks
  East-West Design & Test Symposium
• Coverage method for FPGA fault logic blocks by spares
  East-West Design & Test Symposium
• An Approach for Detecting Multiple Faulty FPGA Logic Blocks
  IEEE Transactions on Computers
• Post-silicon code coverage for multiprocessor system-on-chip designs
  IEEE Transactions on Computers
• Concertina: Squeezing in Cache Content to Operate at Near-Threshold Voltage
  IEEE Transactions on Computers
• IDDQ Testing of Bridging Faults in Logic Resources of Reconfigurable Field Programmable Gate Arrays
  IEEE Transactions on Computers