Triple modular redundancy used in field programmable neural networks

Related Articles

• Fault Sensitive Neutralization of Hardware Trojans Using Multi-level Triple Modular Redundancy Scheme
  2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)
• Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique
  2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
• On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
  Design, Automation & Test in Europe Conference & Exhibition
• Layout design and simulation of fault tolerant triple modular redundant ALU system
  2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT)
• Design and implementation of a radiation tolerant on-board computer for science technology satellite-3
  2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010)
• Low-cost Scan-chain-based Technique to Recover Multiple Errors in TMR Systems
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• A Triple Modular Redundancy Technique Providing Multiple-Bit Error Protection Without Using Extra Redundancy
  IEEE Transactions on Computers
• Defect Tolerant Majority Voter Design Using Triple Transistor Redundancy
  2019 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)
• Software-Only Triple Diverse Redundancy on GPUs for Autonomous Driving Platforms
  2020 50th Annual IEEE/IFIP International Conference on Dependable Systems and Networks - Supplemental Volume (DSN-S)
• Design Concept for Radiation-Hardening of Triple Modular Redundancy TSPC Flip-Flops
  2020 23rd Euromicro Conference on Digital System Design (DSD)