Published Articles >> Table of Contents >> Abstract

Sixth International Conference on Computer Communications and Networks (ICCCN '97)   p. 222
A Performance Model for ATM Switches with Multiple Input Queues
Ge Nong, The Hong Kong University of Science and Technology
Jogesh K. Muppala, The Hong Kong University of Science and Technology
Mounir Hamdi, The Hong Kong University of Science and Technology

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCCN.1997.623316
Send link to a friend

Abstract
An analytical model for the performance analysis of a novel input access scheme for an ATM switch is developed and presented in this paper. The interconnection network of the ATM switch is internally nonblocking and each input port maintains a separate queue for each output port so as to reduce the head-of-line (HOL) blocking of conventional input queuing switches. Each input is allowed to send only one cell per time slot, and each output port is allowed to receive only one cell per time slot. Using a tagged queue approach, an analytical model with an underlying two-dimensional Markov chain with a state space of size (Queue Capacity * switch size) is constructed for evaluating the switch performance under i.i.d Bernoulli traffic for different offered traffic loads. The switch throughput, mean cell delay, and cell loss probability are computed from the analytical model. The accuracy of the analytical model is verified using simulation.
Back to Top Additional Information
Index Terms- ATM switch, analytical modeling, performance evaluation, computer simulation Citation:  Ge Nong, Jogesh K. Muppala, Mounir Hamdi, "A Performance Model for ATM Switches with Multiple Input Queues," icccn, p. 222,  Sixth International Conference on Computer Communications and Networks (ICCCN '97),  1997