Advanced Search
CS Search Google Search
Subscribers, please login

Published Articles >> Table of Contents >> Abstract

IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)   pp. 459-460
Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload

Full Article Text: Download PDF of full textBuy this articleGet full text from IEEE Xplore

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.32
Send link to a friend

Abstract
Applications running in heterogeneous MPSoCs, as multimedia and networking, normally contain a dynamic workload of tasks. This implies a varying number of tasks simultaneously running, with their number possibly exceeding the available resources. This may require the execution of task mapping at run time, to meet real-time constraints. Most works in the literature propose the use of static mapping [1][2], where the best placement of tasks is defined at design time. Consequently, such methods are not appropriate for dynamical workloads. Task migration [3][4] has also been used in heterogeneous MPSoCs to optimize the performance at run-time. It consists either in relocating tasks when a performance bottleneck is detected, or to distribute the workload more homogeneously among the MPSoC processors. Differently from task migration, dynamic mapping can insert new tasks into the system at run time.
Additional Information

Citation:  1, 1 Calazans, 1 Moraes, "Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload," isvlsi, pp. 459-460,  IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07),  2007

Similar Articles

Abstract Contents
Abstract
Citation




Free access to

  • Abstracts
  • Selected PDFs

Electronic subscribers login to:

  • Access HTML/PDFs of full text articles

Subscription information

Get a Web account

PDFs require Adobe Acrobat Reader.

Peer Review Notice

Give us Feedback