 |
|
|
|
|
|
|
You requested this document: |
|
|
|
|
|
|
|
|
|
|
1. |
A 32-bit carry lookahead adder using dual-path all-N logic
Ge Yang; Seong-Ook Jung; Kwang-Hyun Baek; Soo Hwan Kim; Suki Kim; Sung-Mo Kang;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 13,
Issue 8,
Aug. 2005
Page(s):992
-
996
Abstract:
We have developed dual path all-N logic (DPANL) and applied it to 32-bit adder design for higher performance. The speed is significantly enhanced due to reduced capacitance at each evaluation node of dynamic circuits. The power saving is achieved due to reduced adder cell size and minimal race problem. Post-layout simulation results show that this adder can operate at frequencies up to 1.85 GHz for 0.35-/spl mu/m 1P4M CMOS technology and is 32.4% faster than the adder using all-N transistor (ANT). It also consumes 29.2% less power than the ANT adder. A 0.35-/spl mu/m CMOS chip has been fabricated and tested to verify the functionality and performance of the DPANL adder on silicon.
|
|
|
|
|
Abstract
| Full Text:
PDF(792 KB)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
Key |
|
|
|
|
|
IEEE
Journal or Magazine |
|
|
IEE Journal
or Magazine |
|
|
IEEE Conference
Proceeding |
|
|
IEE Conference
Proceeding |
|
|
IEEE Standard |
|
|
|
| |
| |
|
|
|
|
|
|
|
|
Cart
