Memory repair for high defect densities

Related Articles

• A Memory Built-In Self-Repair for High Defect Densities Based on Error Polarities
  Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems
• Defect-aware design paradigm for reconfigurable architectures
  IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)
• An iterative diagnosis approach for ECC-based memory repair
  2013 IEEE 31st VLSI Test Symposium (VTS)
• Memory Built-In Self-Repair for Nanotechnologies
  11th IEEE International On-Line Testing Symposium
• A Diversified Memory Built-In Self-Repair Approach for Nanotechnologies
  22nd IEEE VLSI Test Symposium, 2004. Proceedings.
• Evaluation of Memory Built-in Self Repair Techniques for High Defect Density Technologies
  Pacific Rim International Symposium on Dependable Computing, IEEE
• Reducing power dissipation in memory repair for high defect densities
  2013 18th IEEE European Test Symposium (ETS 2013)
• Test Algorithms for ECC-Based Memory Repair in Ultimate CMOS and Post-CMOS
  IEEE Transactions on Computers
• Efficient Memory Repair Using Cache-based Redundancy
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• High Performance Memory Repair
  2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)