Abstract
In this paper, we show how to integrate SAT-based techniques into the task of system synthesis by regarding the the problems: (i) feasibility check and (ii) evaluation of quality.
Design, Automation & Test in Europe Conference & Exhibition
Like what you’re reading?
Already a member?
Related Articles
- SAT-Based Algorithms for Logic Minimization
Proceedings 21st International Conference on Computer Design - Techniques for SAT-Based Constrained Test Pattern Generation
2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011) - SAT-based techniques in system synthesis
Design, Automation & Test in Europe Conference & Exhibition - SAT-Based Unbounded Symbolic Model Checking
Design Automation Conference - SAT-based group method for verification of logical descriptions with functional indeterminacy
East-West Design & Test Symposium - SAT-based techniques in system synthesis
Design, Automation & Test in Europe Conference & Exhibition - Advanced SAT-Techniques for Bounded Model Checking of Blackbox Designs
Seventh International Workshop on Microprocessor Test and Verification (MTV'06) - State Set Management for SAT-based Unbounded Model Checking
2005 International Conference on Computer Design - SAT-based techniques in system synthesis
Design, Automation & Test in Europe Conference & Exhibition - Exploiting Circuit Duality to Speed up SAT
2015 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)