A Modulo p Checked Self-Checking Carry Select Adder

V. Ocheretnij; M. G?ssel; E. S. Sogomonyan; D. Marienfeld

doi:10.1109/OLT.2003.1214362

11th IEEE International On-Line Testing Symposium

A Modulo p Checked Self-Checking Carry Select Adder

Year: 2003, Pages: 25

DOI Bookmark: 10.1109/OLT.2003.1214362

Authors

V. Ocheretnij, University of Potsdam
M. G?ssel, University of Potsdam
E. S. Sogomonyan, University of Potsdam
D. Marienfeld, University of Potsdam

Abstract

In this paper a new self-checking carry select adder is proposed. The duplicated adder blocks which are inherent to a carry select adder without error detection are checked modulo 3. Compared to a carry select adder without error detection the delay of the MSB of the sum of the proposed adder does not increase. Compared to a self-checking duplicated carry select adder the area is reduced by 20%. No restrictions are imposed on the design of the adder blocks.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

A New Self-Checking Sum-Bit Duplicated Carry-Select Adder
Design, Automation & Test in Europe Conference & Exhibition
Self-Checking Carry Select Adder with Fault Localization
2013 Euromicro Conference on Digital System Design (DSD)
Closing the Gap between Carry Select Adder and Ripple Carry Adder: A New Class Closing the Gap between Carry Select Adder and Ripple Carry Adder: A New Class of Low-Power High-Performance Adders
Proceedings. 6th International Symposium on Quality Electronic Design
High-Performance Carry Select Adder Using Fast All-One Finding Logic
Asia International Conference on Modelling & Simulation
Partially Duplicated Code-Disjoint Carry-Skip Adder
17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.
A Technique for Modular Design of Self-Checking Carry-Select Adder
20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
A carry select adder with conflict free bypass circuit
The Sixth International Conference on VLSI Design
Concurrent Error Detectable Carry Select Adder with Easy Testability
IEEE Transactions on Computers
Self-checking code-disjoint carry-select adder with low area overhead by use of add1-circuits
11th IEEE International On-Line Testing Symposium
Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
2024 9th International Conference on Mathematics and Computers in Sciences and Industry (MCSI)

A Modulo p Checked Self-Checking Carry Select Adder

Authors

Abstract

Related Articles