Sub-90 nm technologies-challenges and opportunities for CAD

Related Articles

• The challenges in achieving sub-100 nm MOSFETs
  1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon
• CMOS Scaling for sub-90 nm to sub-10 nm
  VLSI Design, International Conference on
• A CPL-based dual supply 32-bit ALU for sub 180 nm CMOS technologies
  Low Power Electronics and Design, International Symposium on
• Design and CAD challenges in sub-90nm CMOS technologies
  ICCAD-2003. International Conference on Computer Aided Design
• Tutorial T3: Design of deep sub-micron CMOS circuits and design methodologies for high performance microprocessor
  VLSI Design, International Conference on
• Deep Sub-100 nm Design Challenges
  9th EUROMICRO Conference on Digital System Design (DSD'06)
• IA-32 Processor with a Wide-Voltage-Operating Range in 32-nm CMOS
  IEEE Micro
• A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-V/sub DD/ LSIs
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems