East-West Design & Test Symposium
Download PDF

Abstract

The paper presents an approach for assertion coverage analysis targeted at quality assessment of simulation-based verification stimuli and design error debug. The approach considers high-level decision diagrams based design verification flow and relies on temporally extended high-level decision diagrams for PSL assertion representation. The discussed case study illustrates the advantages of the proposed idea.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles