Built-In Self-Test for Multi-Threshold NULL Convention Logic Asynchronous Circuits

Related Articles

• Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains
  2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems
• Built-In Self-Testing of Micropipelines
  Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems
• Performance Analysis of Low Power Null Convention Logic Units with Power Cutoff
  Wearable Computing Systems, Asia-Pacific Conference on
• Equivalence verification for NULL Convention Logic (NCL) circuits
  2014 32nd IEEE International Conference on Computer Design (ICCD)
• Efficient built-in self-test algorithm for memory
  Proceedings of the Ninth Asian Test Symposium
• NULL Convention Logic/sup TM/: A Complete And Consistent Logic For Asynchronous Digital Circuit Synthesis
  Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96
• Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits
  2008 IEEE International Test Conference
• Design for Testability of Sleep Convention Logic
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• DFT techniques and automation for asynchronous NULL conventional logic circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems