Reliability and Yield: A Joint Defect-Oriented Approach

Related Articles

• Memory based computation using embedded cache for processor yield and reliability improvement
  25th International Conference on Computer Design, ICCD 2007
• Reliability and yield: a joint defect-oriented approach
  19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings.
• Test quality and yield analysis using the DEFAM defect to fault mapper
  Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)
• Defect-Aware Configurable Computing in Nanoscale Crossbar for Improved Yield
  13th IEEE International On-Line Testing Symposium, 2007. IOLTS 07
• Sensitivity and Reliability Evaluation for Mixed-Signal ICs under Electromigration and Hot-Carrier Effects
  Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
• Relation between Reliability and Yield of IC's Based on Discrete Defect Distribution Model
  Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
• Optimization of parametric yield
  1991 International Workshop on Defect and Fault Tolerance on VLSI Systems
• Emerging ADAS Thermal Reliability Needs and Solutions
  IEEE Micro
• Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Predicting Defect-Tolerant Yield in the Embedded Core Context
  IEEE Transactions on Computers