IEEE International Conference on Test, 2005.
Download PDF

Abstract

A full-speed field-programmable memory BIST controller is proposed. The proposed instruction and architecture designs enable full-speed operation of not only March algorithms but also some non-linear algorithms that are becoming more and more important in modern memory testing, diagnosis, and failure analysis.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles