Full-speed field-programmable memory BIST architecture

Related Articles

• A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops
  2006 15th Asian Test Symposium
• A programmable BIST for DRAM testing and diagnosis
  2010 IEEE International Test Conference
• Memory BIST with address programmability
  2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011)
• BIST Based Performance Evaluation of??Field Programmable Analog Arrays
  Emerging Trends in Engineering & Technology, International Conference on
• Self-Programmable Shared BIST for Testing Multiple Memories
  2008 13th European Test Symposium
• A High Speed BIST Architecture for DDR-SDRAM Testing
  2005 IEEE International Workshop on Memory Technology, Design and Testing
• Programmable memory BIST
  IEEE International Conference on Test, 2005.
• Full-Speed Field Programmable Memory BIST Supporting Multi-level Looping
  2005 IEEE International Workshop on Memory Technology, Design and Testing
• Programmable BIST Space Compactors
  IEEE Transactions on Computers
• A Programmable BIST Core for Embedded DRAM
  IEEE Design & Test of Computers