Design, Automation & Test in Europe. DATE'08
Like what you’re reading?
Already a member?
Related Articles
- Test Strategies for Low Power Devices
Design, Automation & Test in Europe. DATE'08 - System level optimization and design space exploration for low power
International Symposium on System Synthesis - Power crisis in SoC design: strategies for constructing low-power, high-performance SoC designs
Design, Automation & Test in Europe Conference & Exhibition - Multidimensional loop fusion for low-power
IEEE East-West Design & Test Symposium (EWDTS 2008) - Low power design and its testability
Proceedings of the Fourth Asian Test Symposium - Wire width optimization of transmission lines for low power design
Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95) - Low-Power Testing for Low-Power Devices
2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems - Low Power Design and Its Testability
Proceedings 10th Asian Test Symposium - Low Power Pseudoexhaustive Testing with Cellular Automata
Advances in Computing, Control, and Telecommunication Technologies, International Conference on - Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems