Abstract
The purpose of this work is to add one more circuit into the traditional PLL to define the lock condition. Fully digital lock detector is presented. Presented circuit provides a simple design, process independence and design automation.
IEEE East-West Design & Test Symposium (EWDTS 2008)
Like what you’re reading?
Already a member?
Related Articles
- A parametrically drive PLL lock detector
The Twenty-Third Southeastern Symposium on System Theory - The Design and Simulation of a VCO in CMOS Digital PLL
Intelligent Computation Technology and Automation, International Conference on - Lock detector with stable parameters
2009 4th International Design and Test Workshop (IDT 2009) - False lock to phase lock bifurcation in a PLL
1993 (25th) Southeastern Symposium on System Theory - Investigations for Minimum Invasion Digital Only Built-In "Ramp" Based Test Techniques for Charge Pump PLL?s
Proceedings the Seventh IEEE European Test Workshop - PLL lock time prediction and parametric testing by lock waveform characterization
2010 IEEE 16th International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW 2010) - A new type of lock detector for phase locked loops
Proceedings The Twenty-Second Southeastern Symposium on System Theory - A dynamically phase adjusting PLL with a variable delay
Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 - PFD Output Monitoring for RF PLL BIST
2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop (IMS3TW 2008) - Efficient PLL Design for Frequency Synthesizers Used in ZigBee Standard Applications
2018 International Conference on Intelligent Circuits and Systems (ICICS)