Parameterized IP Infrastructures for fault-tolerant FPGA-based systems: Development, assessment, case-study

Related Articles

• Advanced fault tolerant bus for multicore system implemented in FPGA
  14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems
• A Flexible Pay-per-Device Licensing Scheme for FPGA IP Cores
  2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• A Fault-Tolerant Watermarking Algorithm for FPGA IP Protection
  2015 IEEE Trustcom/BigDataSE/I​SPA
• Virtualized Network Infrastructure Supporting Co-existence of Parallel Internets
  2012 13th ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel & Distributed Computing (SNPD 2012)
• An Improved Design of a Reversible Fault Tolerant LUT-based FPGA
  2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)
• Fault-tolerant Ethernet middleware for IP-based process control networks
  Proceedings 25th Annual IEEE Conference on Local Computer Networks. LCN 2000
• A SRAM-based Architecture for Trie-based IP Lookup Using FPGA
  2008 16th International Symposium on Field-Programmable Custom Computing Machines
• Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• An Experimental Evaluation of Fault-Tolerant FPGA-Based Robot Controller
  2018 IEEE East-West Design & Test Symposium (EWDTS)
• A Fault-Tolerant MPSoC For CubeSats
  2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)