In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation

Zahra Lak; Nicola Nicolici

doi:10.1109/ICCAD.2011.6105365

Computer-Aided Design, International Conference on

In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation

Year: 2011, Pages: 434-441

DOI Bookmark: 10.1109/ICCAD.2011.6105365

Authors

Zahra Lak, Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, L8S 4K1, Canada
Nicola Nicolici, Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, L8S 4K1, Canada

Abstract

Addressing lifetime performance degradation caused by circuit ageing has been a topic of active research for the past few years. In this paper we present a different perspective to this problem, by leveraging the presence of clock tuning elements that are commonly available in high-performance designs. By combining clock tuning elements with on-chip sensors for predicting setup/hold-time violations, we introduce a new clock tuning mechanism that operates on-the-fly and it maintains the maximum achievable performance in-system for each circuit sample affected by ageing.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

In-Circuit Self-Tuning of Clock Latencies
Proceedings. 6th International Symposium on Quality Electronic Design
Hardware Assisted Clock Synchronization for Real-Time Sensor Networks
2013 IEEE 34th Real-Time Systems Symposium (RTSS)
Clock Distribution Using Cooperative Ring Oscillators
Advanced Research in VLSI, Conference on
A New Algorithm for Post-Silicon Clock Measurement and Tuning
2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Testable programmable digital clock pulse control elements
Proceedings of IEEE International Test Conference - (ITC)
Dynamic thermal clock skew compensation using tunable delay buffers
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Novel Algorithmic Approach to Aid Post-Silicon Delay Measurement and Clock Tuning
IEEE Transactions on Computers
Integrated Power and Clock Distribution Network
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A clock-tuning circuit for system-on-chip
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and application of adaptive delay sequential elements
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation

Authors

Abstract

Related Articles