Design and Implementation of a Parallel Verilog Simulator: PVSim

Tun Li; Yang Guo; Si-Kun Li

doi:10.1109/ICVD.2004.1260944

VLSI Design, International Conference on

Design and Implementation of a Parallel Verilog Simulator: PVSim

Year: 2004, Pages: 329

DOI Bookmark: 10.1109/ICVD.2004.1260944

Authors

Tun Li, National University of Defense Technology, ChangSha, HuNan, China
Yang Guo, National University of Defense Technology, ChangSha, HuNan, China
Si-Kun Li, National University of Defense Technology, ChangSha, HuNan, China

Abstract

Parallel HDL simulation is an efficient method to accelerate the verification process of large complex VLSI system design. This paper presents a parallel Verilog simulator - PVSim, which bases on optimistic asynchronous parallel simulation algorithm and MPI library. A new module-based simulation component mapping method is proposed. And an efficient module-based partition algorithm combined with pre-simulation partition algorithm is adopted. This paper introduces the architecture of PVSim, the Verilog component mapping techniques, the distributed simulation cycle arrangement and the circuit partition algorithm in detail. Experimental results show that PVSim can get promising speedup, as well as distributed workload and communication cost across processors.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Analog Design with Verilog-A
Verilog HDL Conference, IEEE International
The Verilog Procedural Interface for the Verilog Hardware Description Language
Verilog HDL Conference, IEEE International
A Multiway Partitioning Algorithm for Parallel Gate Level Verilog Simulation
2008 37th International Conference on Parallel Processing
Parallel verilog simulation: architecture and circuit partition
ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004
Parallel verilog simulation: architecture and circuit partition
Asia and South Pacific Design Automation Conference
A Parallel Trace-driven Simulator: Implementation and Performance
1994 International Conference on Parallel Processing-Vol 2 (ICPP'94)
A Scalable Symbolic Simulator for Verilog RTL
2007 Eighth International Workshop on Microprocessor Test and Verification
A Design-Driven Partitioning Algorithm for Distributed Verilog Simulation
21st International Workshop on Principles of Advanced and Distributed Simulation (PADS'07)
Parallel Verilog Simulation: Architecture and Circuit Partition
Asia and South Pacific Design Automation Conference
On the Scalability of Parallel Verilog Simulation
2009 International Conference on Parallel Processing

Design and Implementation of a Parallel Verilog Simulator: PVSim

Authors

Abstract

Related Articles