An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development

V. Kalenteridis; H. Pournara; K. Siozios; K. Tatas; G. Koytroympezis; I. Pappas; S. Nikolaidis; S. Siskos; D. J. Soudris; A. Thanailakis

doi:10.1109/IPDPS.2004.1303112

Parallel and Distributed Processing Symposium, International

An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development

Year: 2004, Volume: 5, Pages: 138a

DOI Bookmark: 10.1109/IPDPS.2004.1303112

Authors

V. Kalenteridis, Aristotle University of Thessaloniki
H. Pournara, Aristotle University of Thessaloniki
K. Siozios, Democritus University of Thrace
K. Tatas, Democritus University of Thrace
G. Koytroympezis, Democritus University of Thrace
I. Pappas, Aristotle University of Thessaloniki
S. Nikolaidis, Aristotle University of Thessaloniki
S. Siskos, Aristotle University of Thessaloniki
D. J. Soudris, Democritus University of Thrace
A. Thanailakis, Democritus University of Thrace

Abstract

A complete system for the implementation of digital logic in a fine-grain reconfigurable platform is introduced. The system is composed of two parts: The fine-grain reconfigurable hardware platform (FPGA) on which the logic is implemented and the set of CAD tools for mapping logic to the FPGA platform. The novel energy-efficient FPGA architecture was designed and simulated in STM 0.18?m CMOS technology. Concerning the tool flow, each tool can operate as a standalone program as well as part of a complete design framework, composed by existing and new tools.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Short-Read Mapping by a Systolic Custom FPGA Computation
Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
Mapping a Domain Specific Language to a Platform FPGA
Design Automation Conference
An FPGA-based custom coprocessor for automatic image segmentation applications
Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines
Reconfigurable Platform Evaluation Through Application Mapping And Performance Analysis
2006 IEEE International Symposium on Signal Processing and Information Technology
A novel toolset for the development of FPGA-like reconfigurable logic
Proceedings. 2005 International Conference on Field Programmable Logic and Applications
An FPGA Based Hybrid Processor Emulation Platform
International Conference on Field Programmable Logic and Applications
Acceleration of an FPGA router
Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
Design of a Reconfigurable Robot Controller Based on FPGA
Embedded Computing, IEEE International Symposium on
Image Edge Detection Based on FPGA
2010 Ninth International Symposium on Distributed Computing and Applications to Business, Engineering and Science
Minimizing FPGA Interconnect Delays
IEEE Design & Test of Computers

An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development

Authors

Abstract

Related Articles