Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors

Related Articles

• Loop Selection to Boost Thread Level Speculation Parallelism in Chip Multiprocessor Systems
  Computer and Information Technology, International Conference on
• Variation-Aware Scheduling for Chip Multiprocessors with Thread Level Redundancy
  Pacific Rim International Symposium on Dependable Computing, IEEE
• Process variation aware thread mapping for Chip Multiprocessors
  2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)
• Thread to Core Assignment in SMT On-Chip Multiprocessors
  Computer Architecture and High Performance Computing, Symposium on
• Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers
  2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)
• A Priority-Aware NoC to Reduce Squashes in Thread Level Speculation for Chip Multiprocessors
  International Symposium on Parallel and Distributed Processing with Applications
• Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit
  2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)
• Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors
  IEEE Transactions on Computers
• Heterogeneous Chip Multiprocessors
  Computer
• The Performance Implications of Thread Management Alternatives for Shared-Memory Multiprocessors
  IEEE Transactions on Computers