IEEE Computer Society Annual Symposium on VLSI
Download PDF

Abstract

Power dissipation during scan-based testing has gained significant importance in the past few years. In this work we examine the use of transition frequency based on scan cell ordering techniques in pseudorandom scan based BIST in order to reduce average power dissipation. We also propose the resetting of the input register of the circuit together with ordering of its elements to further reduce average power dissipation. Experimental results indicate that the proposed techniques can reduce average power dissipation up to 57.7%.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles