27th Annual IEEE Conference on Local Computer Networks, 2002. Proceedings. LCN 2002.
Download PDF

Abstract

The combination of high-performance processing power and flexibility found in network processors (NPs) has made them a good solution for today?s packet processing needs. Similarly, the emerging technology of reconfigurable computing (RC) has made advances in packet processing as well as other point-solution markets. Current NP designs offer configurable elements but generally do not use dynamic RC techniques for run-time reconfiguration. Incorporating RC into NP designs to enhance packet processing is a natural progression for both of these emerging technologies. This paper presents the simulation results of a novel design for a RC-enhanced NP based on the Intel IXP1200 NIC design philosophy. The enhanced NP?s performance is compared to that of the baseline NP in terms of three normalized traffic patterns and a case-study traffic pattern based on a military application. The results demonstrate that the enhanced NP significantly outperforms the baseline NP design in terms of latency for prioritized traffic that is non-uniform.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!